

STRUCTURE TYPE

PRODUCT SERIES FEATURES

Silicon Monolithic Integrated Circuit

Step down 2ch DC/DC converter Controller for Lap top PC

BD9535MUV

•Built in 2ch H3REG DC/DC controller

Switching Frequency Variable (f=200kHz~600kHz)

Built in PGOOD function

OABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Parameter	Symbol	Limit	Unit
Input Voltage 1	Vcc	7 *1	٧
Input Voltage 2	VDD	7 *1	٧
Input Voltage 3	VIN	30 *1	٧
BOOT Voltage	VBOOT1/2	35 *1	٧
BOOT-SW Voltage	VBOOT1-VSW1, VBOOT2-VSW2	7 *1	٧
HG-SW Voltage	VHG1-VSW1, VHG2-VSW2	7 *1	٧
LG Voltage	VLG1/2	VDD	٧
Output Voltage Setting Voltage	VREF1/2	Vcc	٧
Output Voltage	VIs+1/2, VIs-1/2	Vcc	V
SS Voltage	VSS1/2	Vcc	V
FS Voltage	VFS	Vcc	٧
VREG Voltage	VREG	Vcc	٧
Current Limit Setting Voltage	VILIM1/2	Vcc	٧
Logic Input Voltage	VEN1/2	7 *1	٧
PGOOD Voltage	VPGOOD1/2	7 *1	٧
CE Voltage	VCE1/2	VREG	V
Power Dissipation 1	Pd1	0.38*2	W
Power Dissipation 2	Pd2	0.88*3	W
Power Dissipation 3	Pd3	2.06*4	W
Power Dissipation 4	Pd4	4.56* ⁵	W
Operating Temperature Range	Topr	-10~+100	င
Storage Temperature Range	Tstg	-55~+150	သိ
Maximum Junction Temperature	Tjmax	+150	ပ္

^{*1} Not to exceed Pd, ASO, and Tjmax=150°C.

OOPERATING CONDITIONS (Ta=25°C)

Parameter	Symbol	MIN	MAX	Unit
Input Voltage 1	Vcc	4.5	5.5	V
Input Voltage 2	VDD	4.5	5.5	V
Input Voltage 3	VIN	3.0	28	V
BOOT Voltage	VBOOT1/2	4.5	33	V
SW Voltage	Vsw1/2	-0.7	28	٧
BOOT-SW Voltage	VHG1-VSW1, VHG2-VSW2	4.5	5.5	V
Logic Input Voltage	VEN1/2	0	5.5	٧
Output setting voltage	VREF1/2	0.7	2.0	٧
Is Input Voltage	Vis+1/2, Vis-1/2	0.7	2.0	٧
Minimum ON Time	tonmin	-	100	nsec

[★] This product is not designed for protection against radioactive rays.

Status of this document

This translated version is intended only as a reference, to aid in understanding the official version.

If there are any differences between the original and translated versions of this document, the official Japanese language version takes priority.

^{*2} Reduced by 3.0mW for each increase in Ta of 1°C over 25°C (when don't mounted on a heat radiation board)

*3 Reduced by 7.0mW for increase in Ta of 1°C over 25°C. (when mounted on a board 70.0mm × 70mm × 1.6mm Glass-epoxy PCB

which has 1 layer. (Copper foil area: 0mm²))

*4 Reduced by 16.5mW for increase in Ta of 1°C over 25°C. (when mounted on a board 70.0mm × 70mm × 1.6mm Glass-epoxy PCB which has 4 layers. (1st and 4th copper foil area: 20.2mm², 2nd and 3td copper foil area: 5505mm²))

*5 Reduced by 36.5mW for increase in Ta of 1°C over 25°C. (when mounted on a board 70.0mm × 70mm × 1.6mm Glass-epoxy PCB which has 4 layers. (All copper foil area: 5505mm²))

The Japanese version of this document is the official specification.




OELECTRICAL CHARACTERISTICS (unless otherwise noted, Ta=25°C VCC=5V,VDD=5V,VEN1/2=3V,VIN=12V,VREF1/2=1.8V,RFS=68kΩ)

Parameter	Symbol	oted, Ta=25℃ Vcc=5V,Vdd=5V,Ven1/2=3V,Vin Standard Value		Unit	Condition	
		MIN	TYP	MAX	01110	Condition
[Whole Device block]	lcc		1.4	2.0	A	
VCC Bias Current VIN Bias Current	lin	-	200	400	mA μ A	
VCC Standby Current	Istb		0	20	μΑ	VEN1=VEN2=0V
VIN Standby Current	lin stb	-	0	40	μA	VEN1=VEN2=0V
EN Low Voltage1,2	VEN_low1,2	GND	-	0.8	V	VENT-VENZ-UV
EN High Voltage1,2						
(Forced continuous mode)	VENth_con1,2	2.3	-	3.8	V	
EN High Voltage1,2(SLLM™)	VENth_sllm1,2	4.2	-	5.5	٧	
EN Bias Current1,2	len1,2	•	7	10	μΑ	
VREG Voltage	VREG	2.480	2.500	2.520	٧	IREG=500 μ A Ta=-10~100°C
[Under Voltage Locked Out block]						
VCC threshold voltage	Vcc_uvlo	4.1	4.3	4.5	V	Vcc:Sweep up
VCC hysteresis voltage	dVcc_uvlo	100	160	220	mV	Vcc:Sweep down
VIN threshold voltage	VIN_UVLO	2.4	2.6	2.8	V	Vin:Sweep up
VIN hysteresis voltage	dVIN_UVLO	100	160	220	mV	Vin:Sweep down
VREG threshold voltage	VREG_UVLO	2.0	2.2	2.4	V	VREG:Sweep up
VREG hysteresis voltage	dVREG_UVLO	100	160	220	mV	VREG:Sweep down
[Over Voltage Protection block]		1/4.45	1/	\\\\ 05		
VOUT Threshold Voltage 1,2	Vout_ovp1,2	VREF × 1.15	VREF × 1.20	VREF × 1.25	V	
[Power Good block] VOUT POWER GOOD						T
LOW Voltage1,2	VPGOOD_low1,2	VREF × 0.87	VREF × 0.90	VREF × 0.93	V	
VOUT POWER GOOD HIGH Voltage1,2	VPGOOD_high1,2	VREF × 1.07	VREF × 1.10	VREF × 1.13	٧	
Discharge ON Resistance1,2	Ron_PGOOD1,2	-	1.0	2.0	kΩ	
Delay Time1,2	tPGOOD1,2	150	250	350	μsec	
[H ³ REG Tm block]						
ON Time1	ton1	400	500	600	nsec	RFS=68kΩ
MAX ON Time1	tonmax1	1.8	3.0	4.2	μsec	
MIN OFF Time1	toffmin1	500	600	700	nsec	_
ON Time2	ton2	250	350	450	nsec	RFS=68kΩ
MAX ONTime2	tonmax2	1.0	2.1	3.2	μsec	
MIN OFF Time2	toffmin2	500	600	700	nsec	<u> </u>
[FET Driver block]	D 1 10					
HG upper side ON Resistance1,2	RHGhon1,2	-	3.0	6.0	Ω	
HG Lower side ON Resistance 1,2	RHGlon1,2	-	2.0	4.0	Ω	_
LG upper side ON Resistance 1,2	RLGhon1,2	-	2.0	4.0	Ω	
LG Lower side ON Resistance 1,2	RLGIon1,2	-	0.5	1.0	Ω	
[Soft start block]	lead 0	1.4		0.0		T
Charge Current 1,2	Iss1,2	1.4	2	2.6	μΑ	
Discharge Current 1,2	lss_dis1,2	1.4	2	2.6	μΑ	
Discharge Threshold Voltage 1,2	Vss_disth1,2	•	0.1	0.2	V	
Standby Voltage 1,2	Vss_stb1,2	-	-	50	mV	
[Current Limit block]			1	1		
Current Limit Threshold Voltage1_1,2	Vilim11,2	40	50	60	mV	VILIM1,2=0.5V
Current Limit Threshold Voltage2_1,2	Vilim21,2	170	200	230	mV	VILIM1,2=2.0V
[Output Voltage Sense block]						·
Vis offset voltage1,2	Vis_off1,2	1.790	1.800	1.810	V	Ta=-10~100°C
REF bias current1,2	IREF1,2	-150	0	150	nA	
ls+ input current1,2	lis+1,2	-1.0	0	1.0	μА	Vis+1,2=1.8V
Is- input current1,2	lis-1,2	-1.0	0	1.0	μΑ	Vis-1,2=1.8V
[SCP block]		T				
Threshold Voltage1,2	Vthscp1,2	VREF × 0.65	VREF × 0.7	VREF × 0.75	V	
Delay Time 1,2	tscp1,2	0.5	1	1.5	msec	




OPHYSICAL DIMENSIONS



(UNIT:mm)

VQFN032-V5050

OBLOCK DIAGRAM



OPIN No., PIN Name

PIN No.	PIN name	
1	BOOT1	
2	CE1	
3	PGOOD1	
4	EN1	
5	SS1	
6	ILIM1	
7	REF1	
8	VREG	
9	FS	
10	ls-1	
11	ls+1	
12	GND	
13	Vcc	
14	ls+2	
15	ls-2	
16	Vin	
17	REF2	
18	ILIM2	
19	SS2	
20	EN2	
21	PGOOD2	
22	CE2	
23	BOOT2	
24	HG2	
25	SW2	
26	PGND2	
27	LG2	
28	VDD	
_29	LG1	
30	PGND1	
31	SW1	
32	HG1	
Bottom	FIN	



ONOTES FOR USE

1. Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

2. GND voltage

The potential of GND, PGND1, PGND2 pin must be minimum potential in all operating conditions.

3. Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

4. Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.

5. Actions in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

6. ASO

When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO.

7. Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.


8. Electrical characteristics

The electrical characteristics in the Specifications may vary depending on ambient temperature, power supply voltage, circuit(s) externally applied, and/or other conditions. It is therefore requested to carefully check them including transient characteristics.

9. Not of a radiation-resistant design.

10. In the event that load containing a large inductance component

is connected to the output terminal, and generation of back-EMF at the start-up and when output is turned OFF is assumed, it is requested to insert a protection diode.




11. Regarding input pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes can occur inevitable in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.



12. Ground Wiring Pattern

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either.

13. Operating ranges

If it is within the operating ranges, certain circuit functions and operations are warranted in the working ambient temperature range. With respect to characteristic values, it is unable to warrant standard values of electric characteristics but there are no sudden variations in characteristic values within these ranges.

14. Thermal shutdown circuit

This IC is provided with a built-in thermal shutdown (TSD) circuit, which is activated when the chip temperature reaches the threshold value listed below. When TSD is on, the device goes to high impedance mode. Note that the TSD circuit is provided for the exclusive purpose shutting down the IC in the presence of extreme heat, and is not designed to protect the IC per se or guarantee performance when or after extreme heat conditions occur. Therefore, do not operate the IC with the expectation of continued use or subsequent operation once the TSD is activated.

TSD ON temperature [°C] (typ.)	Hysteresis temperature[°C] (typ.)
175	15

15. Heat sink (FIN)

Since the heat sink (FIN) is connected with the Sub, short it to the GND.

Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any
 means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
 product described in this document are for reference only. Upon actual use, therefore, please request
 that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard
 use and operation. Please pay careful attention to the peripheral conditions when designing circuits
 and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
 otherwise dispose of the same, no express or implied right or license to practice or commercially
 exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact your nearest sales office.

ROHM Customer Support System

THE AMERICAS / EUPOPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster@rohm.co.jp

Copyright © 2007 ROHM CO.,LTD.

ROHM CO., LTD. 21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan

PAX:+81-75-315-0172

TEL:+81-75-311-2121

